ASIC Digital Design Engr, Sr I
Synopsys, Inc
JAPAN - Tokyo
2 日前

Job Description and Requirements

職種

PCI Express PHY / Controller, DDR Controller IPの検証エンジニア

経験

Verilog HDLによるRTL検証の知識と5年以上の経験

System Verilog + UVM (VMM / OVMでも可)による検証経験

高速Interfaceの知識があれば望ましい

英語レベル

英語での技術文書作成 電話会議 メールのやり取りなど

Synopsys is seeking a creative, ambitious and talented engineer to fill a senior verification role in Japan, Tokyo. The environment presents stimulating, challenging and rewarding work within an excellent work environment with positive career development opportunities.

The successful candidates will work on product development for PCI Express PHY / Controller. As these designs are part of the DesignWare portfolio it presents the opportunity for the successful candidate to have their work used in many of the leading products that are developed by Synopsys customers.

The verification is challenging as the IP components themselves are complex and are used in a wide variety of applications.

We develop best in class designs using the latest best practice in verification to ensure their quality and we need the right people to keep making this happen.

As a worldwide organization, there is occasionally short-term travel required.

The ideal candidate will have

  • A relevant degree in electronic engineering or computer science
  • Knowledge of IC design flows.
  • A successful track record in relevant project work
  • Good problem-solving skills
  • Good English communication skills
  • 応募する
    お気に入りに追加する
    お気に入りから外す
    応募する
    自分のEメール
    "続ける" をクリックすると、私は neuvoo の同意を私のデータを処理し、私に電子メールのアラートを送信するには、neuvoo の プライバシーポリシー の詳細を与える。私の同意を撤回するか、いつでも退会することがあります。
    続ける
    応募フォーム